000 04431nam a22005777a 4500
001 sulb-eb0022648
003 BD-SySUS
005 20160413122311.0
007 cr nn 008mamaa
008 130620s2013 xxu| s |||| 0|eng d
020 _a9781461468592
_9978-1-4614-6859-2
024 7 _a10.1007/978-1-4614-6859-2
_2doi
050 4 _aTK5102.9
050 4 _aTA1637-1638
050 4 _aTK7882.S65
072 7 _aTTBM
_2bicssc
072 7 _aUYS
_2bicssc
072 7 _aTEC008000
_2bisacsh
072 7 _aCOM073000
_2bisacsh
082 0 4 _a621.382
_223
245 1 0 _aHandbook of Signal Processing Systems
_h[electronic resource] /
_cedited by Shuvra S. Bhattacharyya, Ed F. Deprettere, Rainer Leupers, Jarmo Takala.
250 _a2nd ed. 2013.
264 1 _aNew York, NY :
_bSpringer New York :
_bImprint: Springer,
_c2013.
300 _aXXI, 1399 p. 708 illus.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
505 0 _aPart I: Applications -- Signal Processing for Stereoscopic and Multiview 3D Displays -- Video Compression -- Inertial Sensors and their Applications -- Finding it Now: Construction and Configuration of Networked Classifiers in Real-Time Stream Mining Systems -- High-Energy Physics -- Signal Processing for Wireless Transceivers -- Signal Processing for Cryptography and Security Applications -- Digital Signal Processing in Home Entertainment -- Signal Processing for Control -- MPEG Reconfigurable Video Coding -- Signal Processing for High-Speed Links -- Medical Image Processing -- Low-power Wireless Sensor Network Platforms -- Signal Processing Tools for Radio Astronomy -- Distributed Smart Cameras and Distributed Computer Vision -- Part II: Architectures -- Architectures for Stereo Vision -- Multicore Systems on Chip -- Coarse-Grained Reconfigurable Array Architectures -- Arithmetic -- Architectures for Particle Filtering -- Application Specific Instruction Set DSP Processors -- FPGA-Based DSP -- Application Specific Accelerators for Communications -- General-Purpose DSP Processors -- Mixed Signal Techniques -- DSP Systems using Three-Dimensional Integration Technology -- Part III: Design Methods and Tools -- Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip -- Dynamic Dataflow Graphs -- DSP Instruction Set Simulation -- Integrated Modeling using Finite State Machines and Dataflow Graphs -- C Compilers and Code Optimization -- Kahn Process Networks and a Reactive Extension -- Decidable Dataflow Models for Signal Processing -- Systolic Arrays -- Multidimensional Dataflow Graphs -- Compiling for VLIW DSPs -- Software Compilation Techniques for MPSoCs -- Embedded C for Digital Signal Processing -- Signal Flow Graphs and Data Flow Graphs -- Optimization of Number Representations -- Polyhedral Process Networks -- Mapping Decidable Signal Processing Graphs into FPGA Implementations.
520 _aHandbook of Signal Processing Systems is organized in three parts. The first part motivates representative applications that drive and apply state-of-the art methods for design and implementation of signal processing systems; the second part discusses architectures for implementing these applications; the third part focuses on compilers and simulation tools, describes models of computation and their associated design tools and methodologies. This handbook is an essential tool for professionals in many fields and researchers of all levels.
650 0 _aEngineering.
650 0 _aComputer organization.
650 0 _aMicroprocessors.
650 0 _aElectrical engineering.
650 1 4 _aEngineering.
650 2 4 _aSignal, Image and Speech Processing.
650 2 4 _aCommunications Engineering, Networks.
650 2 4 _aComputer Systems Organization and Communication Networks.
650 2 4 _aProcessor Architectures.
700 1 _aBhattacharyya, Shuvra S.
_eeditor.
700 1 _aDeprettere, Ed F.
_eeditor.
700 1 _aLeupers, Rainer.
_eeditor.
700 1 _aTakala, Jarmo.
_eeditor.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer eBooks
776 0 8 _iPrinted edition:
_z9781461468585
856 4 0 _uhttp://dx.doi.org/10.1007/978-1-4614-6859-2
912 _aZDB-2-ENG
942 _2Dewey Decimal Classification
_ceBooks
999 _c44740
_d44740