Welcome to Central Library, SUST

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures

Ogras, Umit Y.

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures [electronic resource] / by Umit Y. Ogras, Radu Marculescu. - XIV, 174 p. online resource. - Lecture Notes in Electrical Engineering, 184 1876-1100 ; . - Lecture Notes in Electrical Engineering, 184 .

Introduction -- Literature Survey -- Motivational Example: MPEG-2 Encoder Design -- Target NoC Platform -- NoCPerformance Analysis -- Application-specific NoC Architecture Custimization using Long-range Links -- Analysis and Optimization of Prediction-based Flow Control in Networks-on-Chip -- Design and Management of VFI Partition Networks-on-Chip -- Conclusion -- Bibliography -- Appendix A. Tools and FPGA prototype -- Appendix B. Experiments using the Single-chip Cloud Computer (SCC) Platform.

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

9789400739581

10.1007/978-94-007-3958-1 doi


Engineering.
Microprocessors.
Electronic circuits.
Engineering.
Circuits and Systems.
Processor Architectures.

TK7888.4

621.3815