Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures (Record no. 48338)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 03049nam a22004817a 4500 |
| 001 - CONTROL NUMBER | |
| control field | sulb-eb0026246 |
| 003 - CONTROL NUMBER IDENTIFIER | |
| control field | BD-SySUS |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20160413122624.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION | |
| fixed length control field | cr nn 008mamaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 130321s2013 ne | s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9789400739581 |
| -- | 978-94-007-3958-1 |
| 024 7# - OTHER STANDARD IDENTIFIER | |
| Standard number or code | 10.1007/978-94-007-3958-1 |
| Source of number or code | doi |
| 050 #4 - LIBRARY OF CONGRESS CALL NUMBER | |
| Classification number | TK7888.4 |
| 072 #7 - SUBJECT CATEGORY CODE | |
| Subject category code | TJFC |
| Source | bicssc |
| Subject category code | TEC008010 |
| Source | bisacsh |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.3815 |
| Edition number | 23 |
| 100 1# - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Ogras, Umit Y. |
| Relator term | author. |
| 245 10 - TITLE STATEMENT | |
| Title | Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures |
| Medium | [electronic resource] / |
| Statement of responsibility, etc. | by Umit Y. Ogras, Radu Marculescu. |
| 264 #1 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE | |
| Place of production, publication, distribution, manufacture | Dordrecht : |
| Name of producer, publisher, distributor, manufacturer | Springer Netherlands : |
| -- | Imprint: Springer, |
| Date of production, publication, distribution, manufacture, or copyright notice | 2013. |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | XIV, 174 p. |
| Other physical details | online resource. |
| 336 ## - CONTENT TYPE | |
| Content type term | text |
| Content type code | txt |
| Source | rdacontent |
| 337 ## - MEDIA TYPE | |
| Media type term | computer |
| Media type code | c |
| Source | rdamedia |
| 338 ## - CARRIER TYPE | |
| Carrier type term | online resource |
| Carrier type code | cr |
| Source | rdacarrier |
| 347 ## - DIGITAL FILE CHARACTERISTICS | |
| File type | text file |
| Encoding format | |
| Source | rda |
| 490 1# - SERIES STATEMENT | |
| Series statement | Lecture Notes in Electrical Engineering, |
| International Standard Serial Number | 1876-1100 ; |
| Volume/sequential designation | 184 |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Formatted contents note | Introduction -- Literature Survey -- Motivational Example: MPEG-2 Encoder Design -- Target NoC Platform -- NoCPerformance Analysis -- Application-specific NoC Architecture Custimization using Long-range Links -- Analysis and Optimization of Prediction-based Flow Control in Networks-on-Chip -- Design and Management of VFI Partition Networks-on-Chip -- Conclusion -- Bibliography -- Appendix A. Tools and FPGA prototype -- Appendix B. Experiments using the Single-chip Cloud Computer (SCC) Platform. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc. | Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Engineering. |
| Topical term or geographic name as entry element | Microprocessors. |
| Topical term or geographic name as entry element | Electronic circuits. |
| Topical term or geographic name as entry element | Engineering. |
| Topical term or geographic name as entry element | Circuits and Systems. |
| Topical term or geographic name as entry element | Processor Architectures. |
| 700 1# - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Marculescu, Radu. |
| Relator term | author. |
| 710 2# - ADDED ENTRY--CORPORATE NAME | |
| Corporate name or jurisdiction name as entry element | SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY | |
| Title | Springer eBooks |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY | |
| Relationship information | Printed edition: |
| International Standard Book Number | 9789400739574 |
| 830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE | |
| Uniform title | Lecture Notes in Electrical Engineering, |
| International Standard Serial Number | 1876-1100 ; |
| Volume number/sequential designation | 184 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | <a href="http://dx.doi.org/10.1007/978-94-007-3958-1">http://dx.doi.org/10.1007/978-94-007-3958-1</a> |
| 912 ## - | |
| -- | ZDB-2-ENG |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Source of classification or shelving scheme | |
| Koha item type | |
No items available.